

RoHS Recast Compliant

Industrial MicroSD 5.1

MicroSDHC H2-SL Product Specifications

(Toshiba 15nm)



December 10, 2019

Version 1.1



Apacer Technology Inc.

1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C

Tel: +886-2-2267-8000 Fax: +886-2-2267-2261

www.apacer.com

Specifications Overview:

- **Fully Compatible with SD Card Association Specifications**
 - Physical Layer Specification Ver5
 - Security Specification Ver5
- **Capacity**
 - 4, 8, 16 GB
- **Performance***
 - Sequential read: Up to 90 MB/sec
 - Sequential write: Up to 75 MB/sec
 - Random read (4K): Up to 1,900 IOPS
 - Random write (4K): Up to 1,000 IOPS
- **Flash Management**
 - Built-in advanced ECC algorithm
 - Global Wear Leveling
 - Flash bad-block management
 - S.M.A.R.T.
 - Power Failure Management
 - Read Disturb Management
- **NAND Flash Type:** MLC
- **Firmware Version:** SLC-lite
- **SD-Protocol Compatible**
- **Supports SD SPI Mode**
- **Backward Compatible with 3.0 and 2.0**
- **Endurance (in Terabytes Written: TBW)**
 - 4 GB: 17 TBW
 - 8 GB: 34 TBW
 - 16 GB: 66 TBW
- **Temperature Range**
 - Operating:
 - Standard: -25°C to 85°C
 - Wide: -40°C to 85°C
 - Storage: -40°C to 85°C
- **Operating Voltage: 2.7V ~ 3.6V**
- **Power Consumption***
 - Operating: 105 mA
 - Standby: 205 μ A
- **Bus Speed Mode:** Support Class 10 with UHS-I**
 - DS: Default Speed up to 25MHz 3.3V signaling
 - HS: High Speed up to 50MHz 3.3V signaling
 - SDR12: SDR up to 25MHz 1.8V signaling
 - SDR25: SDR up to 50MHz 1.8V signaling
 - SDR50: SDR up to 100MHz 1.8V signaling
 - SDR104: SDR up to 208MHz 1.8V signaling
 - DDR50: DDR up to 50MHz 1.8V signaling
- **Physical Dimensions:**
 - 15mm (L) x 11mm (W) x 1mm (H)
- **Net Weight:** 0.27 g
- **Supports Video Speed Class: V10**
- **Supports Application Performance Class: A1**
- **RoHS Recast Compliant**

*Performance values presented here are typical and measured based on USB 3.0 card reader. The results may vary depending on settings and platforms.

**Timing in 1.8V signaling is different from that of 3.3V signaling. Operation mode selection command is compliant with SD 3.0, referring to SDA's Part 1, Physical Layer Specification, Ver 3.01 (Section 3.9)

Table of Contents

1. General Descriptions	4
1.1 Functional Block.....	4
1.2 Flash Management	5
1.2.1 Bad Block Management.....	5
1.2.2 Powerful ECC Algorithms	5
1.2.3 Global Wear Leveling	5
1.2.4 S.M.A.R.T.	5
1.2.5 Power Failure Management.....	5
1.2.6 Read Disturb Management.....	5
2. Product Specifications.....	6
2.1 Card Architecture	6
2.2 Pin Assignment	6
2.3 Capacity.....	7
2.4 Performance.....	7
2.5 Electrical.....	7
2.6 Endurance	8
3. Physical Characteristics.....	9
3.1 Physical Dimensions.....	9
3.2 Durability Specifications.....	11
3.3 Net Weight	11
4. AC Characteristics	12
4.1 MicroSD Interface Timing (Default)	12
4.2 MicroSD Interface Timing (High Speed Mode)	13
4.3 MicroSD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)	15
4.3.1 Clock Timing	15
4.3.2 Card Input Timing	15
4.3.3 Card Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)	16
4.3.4 Output Timing of Variable Window (SDR104)	16
4.3.5 SD Interface Timing (DDR50 Mode).....	17
4.3.6 Bus Timings – Parameters Values (DDR50 Mode).....	18
5. S.M.A.R.T.	19
5.1 Direct Host Access to SMART Data via SD General Command (CMD56).....	19

5.2 Process for Retrieving SMART Data 19

6. Product Ordering Information 22

6.1 Product Code Designations 22

6.2 Valid Combinations 23

1. General Descriptions

Apacer microSD H2-SL is compatible with the microSD card version 5.1. The command list supports [Physical Layer Specification Ver5] definitions. Card Capacity of Non-secure Area, Secure Area Supports [Security Specification Ver5] Specifications. Random performance of microSD H2-SL is much more enhanced than before. The maximum transfer speed can be achieved along with UHS-I compliant devices. Besides, Video Speed Class is compliant with V10 and V30, which are mainly useful for camcorders, video recorders and other devices with video recording capabilities. With V10 and V30 speed mode, microSD card is recommended for high resolution and high quality 4K video recording. Apacer microSD H2-SL card is also compliant with Application Performance Class A1, optimized for 4K small file random read/write IOPS, delivering minimum read/write performance at 1,900/1,000 IOPS at least.

The microSD 5.1 card comes with 8-pin interface, designed to operate at maximum operating frequency of 50MHz or 100MHz. It can alternate communication protocol between the SD mode and SPI mode and is backward compatible with SD 2.0 devices. It performs data error detection and correction with very low power consumption.

Apacer Industrial microSD 5.1 card with high performance, reliability and compatibility is well adapted for hand-held applications, medical, surveillance systems and automotive markets.

1.1 Functional Block

The microSD contains a card controller and a memory core for the SD standard interface.




Figure 1-1 Functional Block Diagram

1.2 Flash Management

1.2.1 Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as “Initial Bad Blocks”. Bad blocks that are developed during the lifespan of the flash are named “Later Bad Blocks”. Apacer implements an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.

1.2.2 Powerful ECC Algorithms

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. Thus, the MicroSD card applies the BCH ECC Algorithm, which can detect and correct errors occur during read process, ensure data been read correctly, as well as protect data from corruption.

1.2.3 Global Wear Leveling

NAND Flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some area get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Global Wear Leveling technique is applied to extend the lifespan of NAND Flash by evenly distributing writes and erase cycles across the media.

Apacer provides Global Wear Leveling algorithm, which can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing Global Wear Leveling algorithm, the life expectancy of the NAND Flash is greatly improved.

1.2.4 S.M.A.R.T.

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is a special function that allows a memory device to automatically monitor its health. Apacer provides a program named SmartInfo Tool to observe Apacer’s SD and MicroSD cards. Note that this tool can only support Apacer’s industrial SD and MicroSD cards. This tool will display firmware version, endurance life ratio, good block ratio, and so forth.

1.2.5 Power Failure Management

Apacer industrial SD and MicroSD cards provide complete data protection mechanism during every abnormal power shutdown situation, such as power failure at programming data, updating system tables, erasing blocks, etc. Apacer Power-Loss Protection mechanism includes:


- Maintaining data correctness and increasing the reliability of the data stored in the NAND Flash memory.
- Protecting F/W table and the data written to flash from data loss in the event of power off.

1.2.6 Read Disturb Management

When continuously being read, NAND flash memory cannot engage wear leveling since this applies while writing data. Subsequently, errors aggregated over time and become uncorrectable. To keep errors from going beyond ECC’s capability to recover and memory blocks in good hands, Apacer’s Auto-Read Refresh will spontaneously refresh the bit errors when the threshold is triggered by the error count in a block.

2. Product Specifications

2.1 Card Architecture



2.2 Pin Assignment

Table 2-1 Pin Descriptions

Pin	SD Mode		SPI Mode	
	Name	Description	Name	Description
1	DAT2	Data line[bit 2]	Reserved	
2	CD/DAT3	Card Detect/Data line [bit 3]	CS	Chip select
3	CMD	Command/Response	DI	Data in
4	VDD	Supply voltage	VDD	Supply voltage
5	CLK	Clock	SCLK	Clock
6	VSS	Supply voltage ground	VSS	Supply voltage ground
7	DAT0	Data line[bit 0]	DO	Data out
8	DAT1	Data line[bit 1]	Reserved	

2.3 Capacity

The following table shows the specific capacity for the SD 5.1 card.

Table 2-2 Capacity Specifications

Capacity	Total bytes*
4 GB	3,967,811,584
8 GB	7,944,011,776
16 GB	15,896,412,160

Note: Total bytes are viewed under Windows operating system and were measured by SD format too.

2.4 Performance

Performances of the SD 5.1 card are shown in the table below.

Table 2-3 Performance Specifications

Capacity	4 GB	8 GB	16 GB
Sequential Read* (MB/s)	85	90	90
Sequential Write* (MB/s)	50	55	75
Random Read IOPS** (4K)	1,900	1,900	1,900
Random Write IOPS** (4K)	300	900	1,000

Note:

Results may differ from various flash configurations or host system setting.

*Sequential performance is based on CrystalDiskMark 5.2.1 with file size 1,000MB.

**Random performance measured using IOMeter with Queue Depth 32.

***Performance results are measured based on USB 3.0 card reader.

2.5 Electrical

Table 2-4 Operating Voltages

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	Power Supply Voltage	2.7	3.6	V

Table 2-5 Power Consumption

Mode	Capacity	4 GB	8 GB	16 GB
Operating (mA)		95	100	105
Standby (µA)		165	200	205

Note:

*All values are typical and may vary depending on flash configurations or host system settings.

**Active power is an average power measurement performed using CrystalDiskMark with 128KB sequential read/write transfers.

***Power is measured based on USB 3.0 card reader.

2.6 Endurance

The endurance of a storage device is predicted by TeraBytes Written based on several factors related to usage, such as the amount of data written into the drive, block management conditions, and daily workload for the drive. Thus, key factors, such as Write Amplifications and the number of P/E cycles, can influence the lifespan of the drive.

Table 2-6 Endurance Specifications


Capacity	TeraBytes Written
4 GB	17
8 GB	34
16 GB	66

Note:

- This estimation complies with Apacer internal workload.
- Flash vendor guaranteed SLC-lite P/E cycle: 20K
- WAF may vary from capacity, flash configurations and writing behavior on each platform.
- 1 Terabyte = 1,024 GB.


3. Physical Characteristics

3.1 Physical Dimensions



SYMBOL	COMMON DIMENSIONS			NOTE
	MIN	NOM	MAX	
A	10.90	11.00	11.10	
A1	9.60	9.70	9.80	
A2	-	3.85	-	BASIC
A3	7.60	7.70	7.80	
A4	-	1.10	-	BASIC
A5	0.75	0.80	0.85	
A6	-	-	8.50	
A7	0.90	-	-	
A8	0.60	0.70	0.80	
A9	0.80	-	-	
A10	1.35	1.40	1.45	
A11	6.50	6.60	6.70	
A12	0.50	0.55	0.60	
A13	0.40	0.45	0.50	
B	14.90	15.00	15.10	
B1	6.30	6.40	6.50	
B2	1.64	1.84	2.04	
B3	1.30	1.50	1.70	
B4	0.42	0.52	0.62	
B5	2.80	2.90	3.00	
B6	5.50	-	-	
B7	0.20	0.30	0.40	
B8	1.00	1.10	1.20	
B9	-	-	9.00	
B10	7.80	7.90	8.00	
B11	1.10	1.20	1.30	
B12	3.60	3.70	3.80	
B13	2.80	2.90	3.00	
B14	8.20	-	-	
B15	-	-	6.20	
C	0.90	1.00	1.10	
C1	0.60	0.70	0.80	
C2	0.20	0.30	0.40	
C3	0.00	-	0.15	
D1	1.00	-	-	
D2	1.00	-	-	
D3	1.00	-	-	
R1	0.20	0.40	0.60	
R2	0.20	0.40	0.60	
R3	0.70	0.80	0.90	
R4	0.70	0.80	0.90	
R5	0.70	0.80	0.90	
R6	0.70	0.80	0.90	
R7	29.50	30.00	30.50	
R10	-	0.20	-	
R11	-	0.20	-	
R17	0.10	0.20	0.30	
R18	0.20	0.40	0.60	
R19	0.05	-	0.20	
R20	0.02	-	0.15	

Notes:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
2. DIMENSIONS ARE IN MILLIMETERS.
3.  COPLANARITY IS ADDITIVE TO C1 MAX THICKNESS.

3.2 Durability Specifications

Table 3-1 Durability Specifications

Item	Specifications
Temperature	-25°C to 85°C (Operating) -40°C to 85°C (Wide)
	-40°C to 85°C (Storage)
Shock	1,500G, 0.5ms
Vibration	20Hz~80Hz/1.52mm (frequency/displacement) 80Hz~2000Hz/20G (frequency/displacement) X, Y, Z axis/60mins each
Drop	150cm free fall, 6 face of each
Bending	≥ 10N, hold 1min/5times
Torque	0.1N-m or 2.5deg, hold 5min/5times
Salt Spray	Concentration: 3% NaCl at 35°C (storage for 24 hours)
Waterproof	JIS IPX7 compliance Water temperature 25°C Water depth: the lowest point of unit is locating 1000mm below surface (storage for 30 mins)
X-Ray Exposure	0.1 Gy of medium-energy radiation (70 KeV to 140 KeV, cumulative dose per year) to both sides of the card (storage for 30 mins)
Durability	10,000 times mating cycle
ESD	Pass


3.3 Net Weight

Table 3-2 Net Weight


Capacity	Net Weight (g)
4GB	0.26
8GB	0.27
16GB	0.24

4. AC Characteristics

4.1 MicroSD Interface Timing (Default)



Card input Timing (Default Speed Card)




Card Output Timing (Default Speed Mode)


SYMBOL	PARAMETER	MIN	MAX	UNIT	REMARK
Clock CLK (All values are referred to min(V_{IH}) and max(V_{IL}))					
f _{PP}	Clock frequency data transfer	0	25	MHz	C _{card} ≤ 10 pF (1 card)
f _{OD}	Clock frequency identification	0 ⁽¹⁾ /100	400	KHz	C _{card} ≤ 10 pF (1 card)
t _{WL}	Clock low time	10	-	ns	C _{card} ≤ 10 pF (1 card)
t _{WH}	Clock high time	10	-	ns	C _{card} ≤ 10 pF (1 card)
t _{TLH}	Clock rise time	-	10	ns	C _{card} ≤ 10 pF (1 card)
t _{THL}	Clock fall time	-	10	ns	C _{card} ≤ 10 pF (1 card)
Inputs CMD, DAT (Referenced to CLK)					
t _{ISU}	Input setup time	5	-	ns	C _{card} ≤ 10 pF (1 card)
t _{TH}	Input hold time	5	-	ns	C _{card} ≤ 10 pF (1 card)
Outputs CMD, DAT (Referenced to CLK)					
t _{ODLY}	Output delay time during data transfer mode	0	14	ns	C _L ≤ 40 pF (1 card)
t _{OH}	Output hold time	0	50	ns	C _L ≤ 40 pF (1 card)

(1)0Hz means to stop the clock. The given minimum frequency range is for cases that require the clock to be continued.

4.2 MicroSD Interface Timing (High Speed Mode)



Card Input Timing (High Speed Card)




Card Output Timing (High Speed Mode)

SYMBOL	PARAMETER	MIN	MAX	UNIT	REMARK
Clock CLK (All values are referred to $\min(V_{IH})$ and $\max(V_{IL})$)					
f_{PP}	Clock frequency data transfer	0	50	MHz	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{WL}	Clock low time	7	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{WH}	Clock high time	7	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{TLH}	Clock rise time	-	3	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{THL}	Clock fall time	-	3	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Inputs CMD, DAT (Referenced to CLK)					
t_{ISU}	Input setup time	6	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{TH}	Input hold time	2	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Outputs CMD, DAT (Referenced to CLK)					
t_{ODLY}	Output delay time during data transfer made	-	14	ns	$CL \leq 40 \text{ pF}$ (1 card)
t_{OH}	Output hold time	2.5	-	ns	$CL \geq 15 \text{ pF}$ (1 card)
C_L	Total system capacitance for each line*	-	40	pF	1 card

*In order to satisfy severe timing, host shall run on only one card

4.3 MicroSD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)


4.3.1 Clock Timing



Clock Signal Timing

SYMBOL	MIN	MAX	UNIT	REMARK
t_{CLK}	4.8	-	ns	208MHz (Max.), Between rising edge, $V_{CT} = 0.975V$
t_{CR}, t_{CF}	-	$0.2 * t_{CLK}$	ns	$t_{CR}, t_{CF} < 2.00ns$ (max.) at 208MHz, $C_{CARD}=10pF$ $t_{CR}, t_{CF} < 2.00ns$ (max.) at 100MHz, $C_{CARD}=10pF$ The absolute maximum value of t_{CR}, t_{CF} is 10ns regardless of clock frequency.
Clock Duty	30	70	%	


4.3.2 Card Input Timing



Card Input Timing

SYMBOL	MIN	MAX	UNIT	SDR104 MODE
t_{IS}	1.40	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t_{IH}	0.80	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$
SYMBOL	MIN	MAX	UNIT	SDR12, SDR25 and SDR50 MODES
t_{IS}	3.00	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t_{IH}	0.80	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$


4.3.3 Card Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)



Output Timing of Fixed Date Window⁴⁾

SYMBOL	MIN	MAX	UNIT	REMARK
t_{ODLY}	-	7.5	ns	$t_{CLK} \geq 10.0\text{ns}$, $CL=30\text{pF}$, using driver Type B, for SDR50.
t_{ODLY}		14	ns	$t_{CLK} \geq 20.0\text{ns}$, $CL=40\text{pF}$, using driver Type B, for SDR25 and SDR12.
t_{OH}	1.5	-	ns	Hold time at the t_{ODLY} (min.). $CL=15\text{pF}$


4.3.4 Output Timing of Variable Window (SDR104)



Output Timing of Variable Data Window⁴⁾


SYMBOL	MIN	MAX	UNIT	REMARK
t_{OP}	-	2	UI	Card Output Phase
Δt_{OP}	-350	+1550	ps	Delay variation due to temperature change after tuning
t_{ODW}	0.60	-	UI	$t_{ODW} = 2.88\text{ns}$ at 208MHz

4.3.5 SD Interface Timing (DDR50 Mode)



Clock Signal Timing

SYMBOL	MIN	MAX	UNIT	REMARK
t_{CLK}	20	-	ns	50MHz (Max.), Between rising edge
t_{CR}, t_{CF}	-	$0.2 * t_{CLK}$	ns	$t_{CR}, t_{CF} < 4.00ns$ (max.) at 50MHz, CCARD=10pF
Clock Duty	45	55	%	



Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode


4.3.6 Bus Timings – Parameters Values (DDR50 Mode)

Symbol	Parameters	Min	Max	Unit	Remark
Input CMD (referenced to CLK rising edge)					
t_{ISU}	Input set-up time	6	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{IH}	Input hold time	0.8	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Output CMD (referenced to CLK rising edge)					
t_{ODLY}	Output Delay time during Data Transfer Mode	-	13.7	ns	$C_L \leq 30 \text{ pF}$ (1 card)
T_{OH}	Output Hold time	1.5	-	ns	$C_L \geq 15 \text{ pF}$ (1 card)
Inputs DAT (referenced to CLK rising and falling edges)					
t_{ISU2x}	Input set-up time	3	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
t_{IH2x}	Input hold time	0.8	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Outputs DAT (referenced to CLK rising and falling edges)					
t_{ODLY2x}	Output Delay time during Data Transfer Mode	-	7.0	ns	$C_L \leq 25 \text{ pF}$ (1 card)
T_{OH2x}	Output Hold time	1.5	-	ns	$C_L \geq 15 \text{ pF}$ (1 card)

5. S.M.A.R.T.

5.1 Direct Host Access to SMART Data via SD General Command (CMD56)

CMD 56 is structured as a 32-bit argument. The implementation of the general purpose functions will arrange the CMD56 argument into the following format:



- Bit [0]: Indicates Read Mode when bit is set to [1] or Write Mode when bit is cleared [0]. Depending on the function, either Read Mode or Write Mode can be used.
- Bit [7:1]: Indicates the index of the function to be executed:
 - Read Mode: Index = 0x10 Get SMART Command Information
 - Write Mode: Index = 0x08 Pre-Load SMART Command Information
- Bit [15:8]: Function argument #1 (1-byte)
- Bit [23:16]: Function argument #2 (1-byte)
- Bit [31:24]: Function argument #3 (1-byte)

5.2 Process for Retrieving SMART Data

Retrieving SMART data requires the following two commands executed in sequence and in accordance with the SD Association standard flowchart for CMD56 (see below).

Step 1: Write Mode – [0x08] Pre-Load SMART Command Information

Sequence	Command	Argument	Expected Data
Pre-Load SMART Command Information	CMD56	[0] "0" (Write Mode) [1:7] "0001 000" (Index = 0x08) [8:511] All '0' (Reserved)	No expected data

Step 2: Read Mode – [0x10] Get SMART Command Information

Sequence	Command	Argument	Expected Data
Get SMART Command Information	CMD56		1 sector (512 bytes) of response data
		[0] "1" (Read Mode) [1:7] "0010 000" (Index = 0x10) [8:31] All '0' (Reserved)	byte[0-8] Flash ID byte[9-10] IC Version byte[11-12] FW Version byte[13] Reserved byte[14] CE Number byte[15] Reserved byte[16-17] Bad Block Replace Maximum byte[18] Reserved byte[32-63] Bad Block count per Die byte[64-65] Good Block Rate(%) byte[66-79] Reserved byte[80-83] Total Erase Count byte[84-95] Reserved byte[96-97] Endurance (Remain Life) (%) byte[98-99] Average Erase Count – L* byte[100-101] Minimum Erase Count – L* byte[102-103] Maximum Erase Count – L* byte[104-105] Average Erase Count – H* byte[106-107] Minimum Erase Count – H* byte[108-109] Maximum Erase Count – H* byte[110-111] Reserved byte[112-115] Power Up Count byte[116-127] Reserved byte[128-129] Abnormal Power Off Count byte[130-159] Reserved byte[160-161] Total Refresh Count byte[176-183] Product "Marker" byte[184-215] Bad Block count per Die byte[216-511] Reserved

*Please refer to technical note for High/Low byte definition.





Figure 5-1: SD Memory Card State Diagram (data transfer mode)

Extracted from the SD Specifications Part 1 Physical Layer Simplified Specification Version 3.01.

6. Product Ordering Information

6.1 Product Code Designations



6.2 Valid Combinations

Capacity	Standard Temperature	Wide Temperature
4GB	AP-MSD04GCA-2RTM	AP-MSD04GIA-2RTM
8GB	AP-MSD08GCA-2RTM	AP-MSD08GIA-2RTM
16GB	AP-MSD16GCA-2RTM	AP-MSD16GIA-2RTM

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Apacer sales representative to confirm availability of valid combinations and to determine availability of new combinations.

Revision History

Revision	Description	Date
0.1	Preliminary release	8/28/2018
1.0	<ul style="list-style-type: none">- Completed endurance rating at Endurance on Specifications Overview page and 2.6 Endurance- Changed model name from MicroSDHC H2-M to MicroSDHC H2-SL	9/27/2018
1.1	<ul style="list-style-type: none">- Renamed extended temperature to wide temperature- Updated endurance rating at Endurance on Specifications Overview page and 2.6 Endurance	12/10/2019

Global Presence

Taiwan (Headquarters)

Apacer Technology Inc.

1F., No.32, Zhongcheng Rd., Tucheng Dist.,
New Taipei City 236, Taiwan R.O.C.
Tel: 886-2-2267-8000
Fax: 886-2-2267-2261
amtsales@apacer.com

Japan

Apacer Technology Corp.

6F, Daiyontamachi Bldg., 2-17-12, Shibaura, Minato-Ku,
Tokyo, 108-0023, Japan
Tel: 81-3-5419-2668
Fax: 81-3-5419-0018
jpservices@apacer.com

China

Apacer Electronic (Shanghai) Co., Ltd

Room D, 22/FL, No.2, Lane 600, JieyunPlaza,
Tianshan RD, Shanghai, 200051, China
Tel: 86-21-6228-9939
Fax: 86-21-6228-9936
sales@apacer.com.cn

U.S.A.

Apacer Memory America, Inc.

46732 Lakeview Blvd., Fremont, CA 94538
Tel: 1-408-518-8699
Fax: 1-510-249-9551
sa@apacerus.com

Europe

Apacer Technology B.V.

Science Park Eindhoven 5051 5692 EB Son,
The Netherlands
Tel: 31-40-267-0000
Fax: 31-40-290-0686
sales@apacer.nl

India

Apacer Technologies Pvt Ltd,

1874, South End C Cross, 9th Block Jayanagar,
Bangalore-560069, India
Tel: 91-80-4152-9061/62
Fax: 91-80-4170-0215
sales_india@apacer.com