

Halogen-free & RoHS Recast Compliant
CompactFlash Series 6A-M
Industrial CF Product Specifications



May 24, 2018

Version 1.3



Apacer Technology Inc.

1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C

Tel: +886-2-2267-8000 Fax: +886-2-2267-2261

www.apacer.com

Specifications Overview:

- **CompactFlash Association Specification Revision 6.0 Standard Interface**
 - ATA command set compatible
 - ATA transfer mode supports: PIO Mode 6 , Multiword DMA Mode 4 , Ultra DMA Mode 7 , PCMCIA UDMA Mode 7
- **Capacity**
 - 8, 16, 32, 64 GB
- **Performance***
 - Sequential read: Up to 115 MB/sec
 - Sequential write: Up to 75 MB/sec
 - Seq. read QD32: Up to 115 MB/sec
 - Seq. write QD32: Up to 75 MB/sec
 - Random read 4K: up to 3,500 IOPS
 - Random write 4K: up to 231 IOPS
- **Flash Management**
 - Wear-leveling algorithms to substantially increase longevity of flash media
 - Built-in BCH ECC capable of correcting up to 72 bits in 1KB data
 - Supports S.M.A.R.T commands
 - Flash bad-block management
 - Power Failure Management
- **NAND Flash Type: MLC**
- **MTBF: >1,000,000 hours**
- **Temperature Range**
 - Operating:
 - Standard: 0°C to 70°C
 - Extended: -40°C to 85°C
 - Storage: -40°C to 100°C
- **Operating Voltage for Read and Write**
 - 3.3V
 - 5.0V
- **Power Consumption***
 - Operating Voltage: 3.3V
 - Active mode: 255 mA
 - Standby mode: 10 mA
 - Operating Voltage: 5.0V
 - Active mode: 260 mA
 - Standby mode: 10 mA
- **Connector Type**
 - 50 pins female
- **Physical Dimensions**
 - 36.4mm x 42.8mm x 3.3mm
- **Write Protect by Hardware Switch**
- **Halogen Free**
- **RoHS Recast Compliant (Complies with 2011/65/EU Standard)**

*Varies from capacities. The values for performances and power consumptions presented are typical and may vary depending on flash configurations or platform settings.

Table of Contents

| | |
|---|-----------|
| 1. General Descriptions | 3 |
| 1.1 Intelligent Endurance Design | 3 |
| 1.1.1 Error Correction Code (ECC)..... | 3 |
| 1.1.2 Wear-Leveling Algorithms..... | 3 |
| 1.1.3 S.M.A.R.T. Technology..... | 3 |
| 1.1.4 Flash Block Management | 4 |
| 1.1.5 Power Failure Management..... | 4 |
| 2. Functional Block | 5 |
| 3. Pin Assignments..... | 6 |
| 4. Product Specifications..... | 8 |
| 4.1 Capacity..... | 8 |
| 4.2 Performance | 8 |
| 4.3 Environmental Specifications | 9 |
| 4.4 Mean Time Between Failures (MTBF) | 9 |
| 4.5 Certification and Compliance | 9 |
| 5. Software Interface | 10 |
| 5.1 CF-ATA Command Set..... | 10 |
| 6. Electrical Specifications | 12 |
| 6.1 Operating Voltage..... | 12 |
| 6.2 Power Consumption | 12 |
| 6.3 AC/DC Characteristics..... | 13 |
| 6.3.1 General DC Characteristics | 13 |
| 6.3.2 General AC Characteristics | 14 |
| 7. Physical Characteristics..... | 25 |
| 7.1 Dimensions..... | 25 |
| 7.1.1 Without Write Protect Switch | 25 |
| 7.1.2 With Write Protect Switch | 26 |
| 8. Product Ordering Information..... | 27 |
| 8.1 Product Code Designations..... | 27 |
| 8.2 Valid Combinations..... | 28 |

1. General Descriptions

Apacer's value-added Industrial CompactFlash Card offers high performance, high reliability and power-efficient storage. Regarding standard compliance, this CompactFlash Card complies with CompactFlash specification revision 6.0, supporting transfer modes up to Programmed Input Output (PIO) Mode 6, Multi-word Direct Memory Access (DMA) Mode 4, Ultra DMA Mode 7, and PCMCIA Ultra DMA Mode 7.

Apacer's value-added CFC provides complete PCMCIA – ATA functionality and compatibility. Apacer's CompactFlash technology is designed for applications in Point of Sale (POS) terminals, telecom, IP-STB, medical instruments, surveillance systems, industrial PCs and handheld applications such as the new generation of Digital Single Lens Reflex (DSLR) cameras.

1.1 Intelligent Endurance Design

1.1.1 Error Correction Code (ECC)

The CompactFlash card is programmed with BCH Error Detection Code (EDC) and Error Correction Code (ECC) algorithms capable of correcting up to 72 random bits in 1KB bytes data.

High performance is achieved through hardware-based error detection and correction.

1.1.2 Wear-Leveling Algorithms

Flash memory devices differ from Hard Disk Drives (HDDs) in terms of how blocks are utilized. For HDDs, when a change is made to stored data, like erase or update, the controller mechanism on HDDs will perform overwrites on blocks. Unlike HDDs, flash blocks cannot be overwritten and each P/E cycle wears down the lifespan of blocks gradually. Repeatedly program/erase cycles performed on the same memory cells will eventually cause some blocks to age faster than others. This would bring flash storages to their end of service term sooner. Wear leveling is an important mechanism that level out the wearing of blocks so that the wearing-down of blocks can be almost evenly distributed. This will increase the lifespan of SSDs. Commonly used wear leveling types are Static and Dynamic.

1.1.3 S.M.A.R.T. Technology

S.M.A.R.T. is an acronym for Self-Monitoring, Analysis and Reporting Technology, an open standard allowing disk drives to automatically monitor their own health and report potential problems. It protects the user from unscheduled downtime by monitoring and storing critical drive performance and calibration parameters. Ideally, this should allow taking proactive actions to prevent impending drive failure. Apacer SMART feature adopts the standard SMART command B0h to read data from the drive. When the Apacer SMART Utility running on the host, it analyzes and reports the disk status to the host before the device is in critical condition.

1.1.4 Flash Block Management

Current production technology is unable to guarantee total reliability of NAND flash memory array. When a flash memory device leaves factory, it comes with a minimal number of initial bad blocks during production or out-of-factory as there is no currently known technology that produce flash chips free of bad blocks. In addition, bad blocks may develop during program/erase cycles. When host performs program/erase command on a block, bad block may appear in Status Register. Since bad blocks are inevitable, the solution is to keep them in control. Apacer flash devices are programmed with ECC, block mapping technique and S.M.A.R.T to reduce invalidity or error. Once bad blocks are detected, data in those blocks will be transferred to free blocks and error will be corrected by designated algorithms.

1.1.5 Power Failure Management

Power Failure Management plays a crucial role when experiencing unstable power supply. Power disruption may occur when users are storing data into the SSD. In this urgent situation, the controller would run multiple write-to-flash cycles to store the metadata for later block rebuilding. This urgent operation requires about several milliseconds to get it done. At the next power up, the firmware will perform a status tracking to retrieve the mapping table and resume previously programmed NAND blocks to check if there is any incompleteness of transmission.

2. Functional Block

The CompactFlash Card (CFC) includes a controller and flash media, as well as the CompactFlash standard interface. Figure 2-1 shows the functional block diagram.




Figure 2-1 Functional Block Diagram

3. Pin Assignments

Table 3-1 lists the pin assignments with respective signal names for the 50-pin configuration. A “#” suffix indicates the active low signal. The pin type can be input, output or input/output.

Table 3-1 Pin Assignments (1 of 2)

| Pin No. | Memory card mode | | I/O card mode | | True IDE mode | |
|---------|------------------|--------------|---------------|--------------|------------------|--------------|
| | Signal name | Pin I/O type | Signal name | Pin I/O type | Signal name | Pin I/O type |
| 1 | GND | - | GND | - | GND | - |
| 2 | D3 | I/O | D3 | I/O | D3 | I/O |
| 3 | D4 | I/O | D4 | I/O | D4 | I/O |
| 4 | D5 | I/O | D5 | I/O | D5 | I/O |
| 5 | D6 | I/O | D6 | I/O | D6 | I/O |
| 6 | D7 | I/O | D7 | I/O | D7 | I/O |
| 7 | #CE1 | I | #CE1 | I | #CS0 | I |
| 8 | A10 | I | A10 | I | A10 ¹ | I |
| 9 | #OE | I | #OE | I | #ATA SEL | I |
| 10 | A9 | I | A9 | I | A9 ¹ | I |
| 11 | A8 | I | A8 | I | A8 ¹ | I |
| 12 | A7 | I | A7 | I | A7 ¹ | I |
| 13 | VCC | - | VCC | - | VCC | - |
| 14 | A6 | I | A6 | I | A6 ¹ | I |
| 15 | A5 | I | A5 | I | A5 ¹ | I |
| 16 | A4 | I | A4 | I | A4 ¹ | I |
| 17 | A3 | I | A3 | I | A3 ¹ | I |
| 18 | A2 | I | A2 | I | A2 | I |
| 19 | A1 | I | A1 | I | A1 | I |
| 20 | A0 | I | A0 | I | A0 | I |
| 21 | D0 | I/O | D0 | I/O | D0 | I/O |
| 22 | D1 | I/O | D1 | I/O | D1 | I/O |
| 23 | D2 | I/O | D2 | I/O | D2 | I/O |
| 24 | WP | O | #IOIS16 | O | #IOCS16 | O |
| 25 | #CD2 | O | #CD2 | O | #CD2 | O |
| 26 | #CD1 | O | #CD1 | O | #CD1 | O |
| 27 | D11 | I/O | D11 | I/O | D11 | I/O |
| 28 | D12 | I/O | D12 | I/O | D12 | I/O |
| 29 | D13 | I/O | D13 | I/O | D13 | I/O |
| 30 | D14 | I/O | D14 | I/O | D14 | I/O |
| 31 | D15 | I/O | D15 | I/O | D15 | I/O |
| 32 | #CE2 | I | #CE2 | I | #CS1 | I |
| 33 | #VS1 | O | #VS1 | O | #VS1 | O |
| 34 | #IORD | I | #IORD | I | #IORD | I |
| 35 | #IOWR | I | #IOWR | I | #IOWR | I |
| 36 | #WE | I | #WE | I | #WE | I |
| 37 | RDY/-BSY | O | #IREQ | O | INTRQ | O |
| 38 | VCC | - | VCC | - | VCC | - |
| 39 | #CSEL | I | #CSEL | I | #CSEL | I |
| 40 | #VS2 | O | #VS2 | O | #VS2 | O |
| 41 | RESET | I | RESET | I | #RESET | I |

Table 3-1 Pin Assignments (2 of 2)

| Pin No. | Memory card mode | | I/O card mode | | True IDE mode | |
|---------|------------------|--------------|---------------|--------------|--------------------|--------------|
| | Signal name | Pin I/O type | Signal name | Pin I/O type | Signal name | Pin I/O type |
| 42 | #WAIT | O | #WAIT | O | IORDY | O |
| 43 | #INPACK | O | #INPACK | O | DMARQ ² | O |
| 44 | #REG | I | #REG | I | DMACK ² | I |
| 45 | BVD2 | O | #SPKR | O | #DASP | I/O |
| 46 | BVD1 | O | #STSCHG | O | #PDIAG | I/O |
| 47 | D8 | I/O | D8 | I/O | D8 | I/O |
| 48 | D9 | I/O | D9 | I/O | D9 | I/O |
| 49 | D10 | I/O | D10 | I/O | D10 | I/O |
| 50 | GND | - | GND | - | GND | - |

1. The signal should be grounded by the host.
2. Connection required when UDMA is in use.

4. Product Specifications

4.1 Capacity

Capacity specifications of the Compact Flash Card series (CFC) are available as shown in Table 4-1. It lists the specific capacity and the default numbers of heads, sectors and cylinders for each product line.

Table 4-1 Capacity Specifications

| Capacity | Total bytes* | Cylinders | Heads | Sectors | Max LBA |
|----------|----------------|-----------|-------|---------|-------------|
| 8 GB | 8,195,604,480 | 15,880 | 16 | 63 | 16,007,040 |
| 16 GB | 16,391,340,032 | 16,383 | 16 | 63 | 32,014,336 |
| 32 GB | 32,019,316,736 | 16,383 | 16 | 63 | 62,537,728 |
| 64 GB | 64,030,244,864 | 16,383 | 16 | 63 | 125,059,072 |

*Display of total bytes varies from file systems, which means not all of the bytes can be used for storage.

**Notes: 1 GB = 1,000,000,000 bytes; 1 sector = 512 bytes.

LBA count addressed in the table above indicates total user storage capacity and will remain the same throughout the lifespan of the device. However, the total usable capacity of the SSD is most likely to be less than the total physical capacity because a small portion of the capacity is reserved for device maintenance usages.

4.2 Performance

Performance of the CF cards is listed below in Table 4-2.

Table 4-2 Performance Specifications

| Capacity | 8 GB | 16 GB | 32 GB | 64 GB |
|---------------------------------|-------|-------|-------|-------|
| Performance | | | | |
| Sequential Read* (MB/s) | 80 | 115 | 115 | 115 |
| Sequential Write* (MB/s) | 27 | 47 | 44 | 75 |
| Seq. Read QD32* (MB/s) | 80 | 115 | 115 | 115 |
| Seq. Write QD32* (MB/s) | 27 | 48 | 44 | 75 |
| Random Read IOPS** (4K) | 3,300 | 3,500 | 3,400 | 3,400 |
| Random Write IOPS** (4K) | 17 | 33 | 111 | 231 |

Note:

Results may differ from various flash configurations or host system setting.

*Sequential performance is based on CrystalDiskMark 5.2.1 with file size 1,000MB.

**Random performance measured using IOMeter with Queue Depth 32.

4.3 Environmental Specifications

Environmental specifications of the Compact Flash Card series (CFC) are shown in Table 4-3.

Table 4-3 Environmental Specifications

| Item | Specifications |
|-------------------------|--|
| Operating temp. | 0°C to 70°C (Standard); -40°C to 85°C (Extended) |
| Non-operating temp. | -40°C to 100°C |
| Operating vibration | 7.69 GRMS, 20~2000 Hz/random (compliant with MIL-STD-810G) |
| Non-operating vibration | 4.02 GRMS, 15 ~ 2000 Hz/sine (compliant with MIL-STD-810G) |
| Operating shock | 50G, 11ms, half-sine wave |
| Non-operating shock | 1,500G, 0.5ms, half-sine wave |

4.4 Mean Time Between Failures (MTBF)

MTBF, an acronym for Mean Time Between Failures, is a measure of a device’s reliability. Its value represents the average time between a repair and the next failure. The measure is typically in units of hours. The higher the MTBF value, the higher the reliability of the device. The predicted result of this CompactFlash Card is higher than 1,000,000 hours.

4.5 Certification and Compliance

The CompactFlash card complies with the following global standards:

- CE
- FCC
- Halogen-free
- EMC
- RoHS Recast (2011/65/EU)

5. Software Interface

5.1 CF-ATA Command Set

Table 5-1 summarizes the CF-ATA command set with the paragraphs that follow describing the individual commands and the task file for each.

Table 5-1 CFC-ATA Command Set

| Command Set | Command | Code | Protocol |
|------------------------------|--|------------|-------------------|
| CFA Feature Set | Request Sense | 03h | Non-data |
| | Write Sectors Without Erase | 38h | PIO data-out |
| | Erase Sectors | C0h | Non-data |
| | Write Multiple Without Erase | CDh | PIO data-out |
| | Translate Sector | 87h | PIO data-in |
| | Set Features Enable/Disable 8-bit Transfer | EFh | Non-data |
| General Feature Set | Execute Drive Diagnostic | 90h | Device diagnostic |
| | Flush Cache | E7h | Non-data |
| | Identify Device | ECh | PIO data-in |
| | Read DMA | C8h | DMA |
| | Read Multiple | C4h | PIO data-in |
| | Read Sector(s) | 20h or 21h | PIO data-in |
| | Read Verify Sector(s) | 40h or 41h | Non-data |
| | Set Feature | EFh | Non-data |
| | Set Multiple Mode | C6h | Non-data |
| | Write DMA | CAh | DMA |
| | Write Multiple | C5h | PIO data-out |
| | Write Sector(s) | 30h or 31h | PIO data-out |
| | NOP | 00h | Non-data |
| | Read Buffer | E4h | PIO data-in |
| | Write Buffer | E8h | PIO data-out |
| | Set Feature | EFh | Non-data |
| Power Management Feature Set | Check Power Mode | E5h or 98h | Non-data |
| | Idle | E3h or 97h | Non-data |
| | Idle Immediate | E1h or 95h | Non-data |
| | Sleep | E6h or 99h | Non-data |
| | Standby | E2h or 96h | Non-data |
| | Standby Immediate | E0h or 94h | Non-data |

| Command Set | Command | Code | Protocol |
|---------------------------------|----------------------------------|------|--------------|
| Security Mode Feature Set | Security Set Password | F1h | PIO data-out |
| | Security Unlock | F2h | PIO data-out |
| | Security Erase Prepare | F3h | Non-data |
| | Security Erase Unit | F4h | PIO data-out |
| | Security Freeze Lock | F5h | Non-data |
| | Security Disable Password | F6h | PIO data-out |
| SMART Feature Set | SMART Disable Operations | B0h | Non-data |
| | SMART Enable/Disable Autosave | B0h | Non-data |
| | SMART Enable Operations | B0h | Non-data |
| | SMART Return Status | B0h | Non-data |
| | SMART Execute Off-line Immediate | B0h | Non-data |
| | SMART Read Data | B0h | PIO data-in |
| Host Protected Area Feature Set | Read Native Max Address | F8h | Non-data |
| | Set Max Address | F9h | Non-data |
| | Set Max Set Password | F9h | PIO data-out |
| | Set Max Lock | F9h | Non-data |
| | Set Max Freeze Lock | F9h | Non-data |
| | Set Max Unlock | F9h | PIO data-out |
| Others | Format Track | 50h | PIO data-out |
| | Initialize Drive Parameters | 91h | Non-data |
| | Recalibrate | 1Xh | Non-data |
| | Seek | 7Xh | Non-data |
| | Wear Level | F5h | Non-data |
| | Write Verify | 3Ch | PIO data-out |
| 48-bit Address Feature Set | Read Sector Ext | 24h | PIO data-in |
| | Read DMA Ext | 25h | DMA |
| | Read Multiple Ext | 29h | PIO data-in |
| | Write Sector Ext | 34h | PIO data-out |
| | Write DMA Ext | 35h | DMA |
| | Read Verify Sector Ext | 42h | Non-data |
| | Write Multiple FUA Ext | CEh | PIO data-out |
| | Flush Cache Ext | EAh | Non-data |

6. Electrical Specifications

6.1 Operating Voltage

Table 6-1 lists the supply voltage for the CompactFlash card.

Table 6-1 Operating Range

| Item | Range |
|------------------------|------------------|
| Supply voltage at 3.3V | 3.135 to 3.465 V |
| Supply voltage at 5V | 4.75 to 5.25 V |

6.2 Power Consumption

Table 6-2 and 6-3 list the power consumption for the CompactFlash card.

Table 6-2 Power Consumption@3.3V

| Capacity | 8 GB | 16 GB | 32 GB | 64 GB |
|--------------|------|-------|-------|-------|
| Mode | | | | |
| Active (mA) | 195 | 250 | 245 | 255 |
| Standby (mA) | 10 | 10 | 10 | 10 |

Table 6-3 Power Consumption@5V

| Capacity | 8 GB | 16 GB | 32 GB | 64 GB |
|--------------|------|-------|-------|-------|
| Mode | | | | |
| Active (mA) | 200 | 260 | 255 | 260 |
| Standby (mA) | 10 | 10 | 10 | 10 |

Note:

*All values are typical and may vary depending on flash configurations or host system settings.


**Active power is an average power measurement performed using CrystalDiskMark with 128KB sequential read/write transfers.

6.3 AC/DC Characteristics

The following section provides general AC/DC characteristics of this CompactFlash card.

6.3.1 General DC Characteristics

Definitions of V_{IH} , V_{CC} , V_{OH} , V_{OL}



- DC characteristics for host interface ($V_{CC} = 3.3V/5V$)**

| Parameter | Symbol | Minimum | Maximum | Unit | Remark |
|---------------------------|----------|---------|---------|------|---------------------|
| Supply Voltage 5V | V_{CC} | 4.5 | 5.5 | V | |
| Supply voltage 3.3V | V_{CC} | 2.97 | 3.63 | V | |
| High Level Output Voltage | V_{OH} | 2.5 | | V | |
| Low Level Output Voltage | V_{OL} | | 0.4 | V | |
| High Level Input Voltage | V_{IH} | 2.4 | | V | Non-Schmitt trigger |
| | | 2.05 | | V | Schmitt trigger |
| Low Level Input Voltage | V_{IL} | | 0.6 | V | Non-Schmitt trigger |
| | | | 1.25 | V | Schmitt trigger |
| Pull-up Resistance | R_{PU} | 52.7 | 141 | kOhm | |
| Pull-down Resistance | R_{PD} | 47.5 | 172 | kOhm | |

- General DC characteristics**


| Parameter | Symbol | Minimum | Maximum | Unit | Remark |
|---------------------------|----------|---------|---------|------|---------------------|
| Supply Voltage | V_{CC} | 2.7 | 3.6 | V | |
| High Level Output Voltage | V_{OH} | 2.4 | | V | |
| Low Level Output Voltage | V_{OL} | | 0.4 | V | |
| High Level Input Voltage | V_{IH} | 2.0 | | V | Non-Schmitt trigger |
| | | 1.4 | 2.0 | V | Schmitt trigger |
| Low Level Input Voltage | V_{IL} | | 0.8 | V | Non-Schmitt trigger |
| | | | 1.2 | V | Schmitt trigger |
| Pull-up Resistance | R_{PU} | 40 | | kOhm | |
| Pull-down Resistance | R_{PD} | 40 | | kOhm | |

6.3.2 General AC Characteristics

- Attribute Memory Read Timing

| Item | Symbol | Min. (ns) | Max. (ns) |
|--------------------------------|------------|-----------|-----------|
| Read Cycle Time | tc (R) | 300 | |
| Address Access Time | ta (HA) | | 300 |
| Card Enable Access Time | ta (CEX) | | 300 |
| Output Enable Access Time | ta (HOE) | | 150 |
| Output Disable Time from CEX# | tdis (CEX) | | 100 |
| Output Disable Time from HOE# | tdis (HOE) | | 100 |
| Address Setup Time | tsu (HA) | 30 | |
| Output Enable Time from CEX# | ten (CEX) | 5 | |
| Output Enable Time from HOE# | ten (HOE) | 5 | |
| Data Valid from Address Change | tv (HA) | 0 | |


Notes: all time intervals are in nanoseconds. HD refers to the data provided by the CompactFlash card to the system. The CEX# signal or both of the HOE# and the HWE# signal are de-asserted between consecutive cycle operations.



- Attribute Memory Write Timing**

| Item | Symbol | Min. (ns) | Max. (ns) |
|--------------------------|-------------------|-----------|-----------|
| Write Cycle Time | $t_c(W)$ | 250 | |
| Write Pulse Width | $t_w(HWE)$ | 150 | |
| Address setup Time | $t_{su}(HA)$ | 30 | |
| Write Recovery Time | $t_{rec}(HWE)$ | 30 | |
| Data Setup Time for HWE# | $t_{su}(HD-HWEH)$ | 80 | |
| Data Hold Time | $t_h(HD)$ | 30 | |


Notes: all time intervals are in nanoseconds. HD refers to the data provided by the CompactFlash card to the system.



● Common Memory Read Timing

| Cycle Time Mode | | 250 ns | | 120 ns | | 100 ns | | 80 ns | |
|-------------------------------|----------------|--------|------|--------|------|--------|------|-------|------|
| Item | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Output Enable Access Time | ta (HOE) | | 125 | | 60 | | 50 | | 45 |
| Output Disable Time from HOE# | tdis (HOE) | | 100 | | 60 | | 50 | | 45 |
| Address Setup Time | tsu (HA) | 30 | | 15 | | 10 | | 10 | |
| Address Hold Time | th (HA) | 20 | | 15 | | 15 | | 10 | |
| CEx# Setup before HOE# | tsu (CEx) | 5 | | 5 | | 5 | | 5 | |
| CEx# Hold following HOE# | th (CEx) | 20 | | 15 | | 15 | | 10 | |
| Wait Delay falling from HOE# | tv (IORDY-HOE) | | 35 | | 35 | | 35 | | Na |
| Data Setup for Wait Release | tv (IORDY) | | 0 | | 0 | | 0 | | Na |
| Wait Width Time | tw (IORDY) | | 350 | | 350 | | 350 | | Na |


Note: IORDY is not supported in this 80 ns mode. The maximum load on IORDY is 1 LSTTL with a 50 pF (40 pF below 120 nsec cycle time) total load. All time intervals are in nanoseconds. HD refers to the data provided by the CompactFlash card to the system. The IORDY signal can be ignored when the HOE# cycle-to-cycle time is greater than the Wait Width Time. The Max Wait Width Time can be determined from the Card Information Structure (CIS). Although adhering to the PCM-CIA specification, the Wait Width Time is intentionally designed to be lower in this specification.



● Common Memory Write Timing

| Cycle Time Mode | | 250 ns | | 120 ns | | 100 ns | | 80 ns | |
|------------------------------|----------------|--------|------|--------|------|--------|------|-------|------|
| Item | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Data Setup before HWE# | tsu (HD-HWEH) | 80 | | 50 | | 40 | | 30 | |
| Data Hold following HWE# | th (HD) | 30 | | 15 | | 10 | | 10 | |
| HWE# Pulse Width | tw (HWE) | 150 | | 70 | | 60 | | 55 | |
| Address Setup Time | tsu (HA) | 30 | | 15 | | 10 | | 10 | |
| CEx# Setup before HWE# | tsu (CEx) | 5 | | 5 | | 5 | | 5 | |
| Write Recovery Time | trec (HWE) | 30 | | 15 | | 15 | | 15 | |
| Address Hold Time | th (HA) | 20 | | 15 | | 15 | | 15 | |
| CEx# Hold following HWE# | th (CEx) | 20 | | 15 | | 15 | | 10 | |
| Wait Delay falling from HWE# | tv (IORDY-HWE) | | 35 | | 35 | | 35 | | Na |
| HWE# High from Wait Release | tv (IORDY) | 0 | | 0 | | 0 | | Na | |
| Wait Width Time | tw (IORDY) | | 350 | | 350 | | 350 | | Na |


Note: IORDY is not supported in this 80 ns mode. The maximum load on IORDY is 1 LSTTL with a 50 pF (40 pF below 120 nsec cycle time) total load. All time intervals are in nanoseconds. HD refers to the data provided by the CompactFlash card to the system. The IORDY signal can be ignored when the HWE# cycle-to-cycle time is greater than the Wait Width Time. The Max Wait Width Time can be determined from the Card Information Structure (CIS). Although adhering to the PCM-CIA specification, the Wait Width Time is intentionally designed to be lower in this specification.



- I/O Read Timing**

| Cycle Time Mode | | 250 ns | | 120 ns | | 100 ns | | 80 ns | |
|-------------------------------|----------------|--------|------|--------|------|--------|------|-------|------|
| Item | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Data Delay after HIOE# | td (HIOE) | | 100 | | 50 | | 50 | | 45 |
| Data Hold following HIOE# | th (HIOE) | 0 | | 5 | | 5 | | 5 | |
| HIOE# Width Time | tw (HIOE) | 165 | | 70 | | 65 | | 55 | |
| Address Setup before HIOE# | tsuHA (HIOE) | 70 | | 25 | | 25 | | 15 | |
| Address Hold following HIOE# | thHA (HIOE) | 20 | | 10 | | 10 | | 10 | |
| CEx# Setup before HIOE# | tsuCEX (HIOE) | 5 | | 5 | | 5 | | 5 | |
| CEx# Hold following HIOE# | thCEX (HIOE) | 20 | | 10 | | 10 | | 10 | |
| HREG# Setup before HIOE# | tsuHREG (HIOE) | 5 | | 5 | | 5 | | 5 | |
| HREG# Hold following HIOE# | thHREG (HIOE) | 0 | | 0 | | 0 | | 0 | |
| Wait Delay falling from HIOE# | tdIORDY (HIOE) | | 35 | | 35 | | 35 | | Na |
| Data Delay from Wait Rising | td (IORDY) | | 0 | | 0 | | 0 | | na |
| Wait Width Time | tw (IORDY) | | 350 | | 350 | | 350 | | Na |


Note: IORDY is not supported in this 80 ns mode. Maximum load on IORDY is 1 LSTTL with a 50 pF (40 pF below 120 nsec cycle time) total load. All time intervals are in nanoseconds. Although minimum time from IORDY high to HIOE# high is 0 nsec, the minimum HIOE# width is still met. HD refers to data provided by the CompactFlash Card to the system. Although following PCMCIA specification, the Wait Width Time is intentionally lower in this specification.



- I/O Write Timing**

| Cycle Time Mode | | 250 ns | | 120 ns | | 100 ns | | 80 ns | |
|-------------------------------|----------------|--------|------|--------|------|--------|------|-------|------|
| Item | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Data Setup before HIOW# | tsu (HIOW) | 60 | | 20 | | 20 | | 15 | |
| Data Hold following HIOW# | th (HIOW) | 30 | | 10 | | 5 | | 5 | |
| HIOW# Width Time | tw (HIOW) | 165 | | 70 | | 65 | | 65 | |
| Address Setup before HIOW# | tsuHA (HIOW) | 70 | | 25 | | 25 | | 15 | |
| Address Hold following HIOW# | thHA (HIOW) | 20 | | 20 | | 10 | | 10 | |
| CEx# Setup before HIOW# | tsuCEX (HIOW) | 5 | | 5 | | 5 | | 5 | |
| CEx# Hold following HIOW# | thCEX (HIOW) | 20 | | 20 | | 10 | | 10 | |
| HREG# Setup before HIOW# | tsuHREG (HIOW) | 5 | | 5 | | 5 | | 5 | |
| HREG# Hold following HIOW# | thHREG (HIOW) | 0 | | 0 | | 0 | | 0 | |
| Wait Delay falling from HIOW# | tdIORDY (HIOW) | | 35 | | 35 | | 35 | | na |
| HIOW# high from Wait High | tdHIOW (IORDY) | 0 | | 0 | | 0 | | na | |
| Wait Width Time | tw (IORDY) | | 350 | | 350 | | 350 | | na |

Note: IORDY is not supported in this 80 ns mode. The maximum load on IORDY is 1 LSTTL with a 50 pF (40 pF below 120 nsec cycle time) total load. All time intervals are in nanoseconds. Although minimum time from IORDY high to HIOW# high is 0 nsec, the minimum HIOW# width is still met. HD refers to data provided by the CompactFlash Card to the system.



● True IDE PIO Mode Read/Write Timing


| Item | Symbol | Mode 0 | Mode 1 | Mode 2 | Mode 3 | Mode 4 | Mode 5 | Mode 6 |
|---|--------|--------|--------|--------|--------|--------|--------|--------|
| Cycle Time (Min.) | t0 | 600 | 383 | 240 | 180 | 120 | 100 | 80 |
| Address Valid to HIOE# / HIOW# Setup (Min.) | t1 | 70 | 50 | 30 | 30 | 25 | 15 | 10 |
| HIOE# / HIOW# (Min.) | t2 | 165 | 125 | 100 | 80 | 70 | 65 | 55 |
| HIOE# / HIOW# (Min.) Register (8-bit) | t2 | 290 | 290 | 290 | 80 | 70 | 65 | 55 |
| HIOE# / HIOW# Recovery Time (Min.) | t2i | - | - | - | 70 | 25 | 25 | 20 |
| HIOW# Data Setup (Min.) | t3 | 60 | 45 | 30 | 30 | 20 | 20 | 15 |
| HIOW# Data Hold (Min.) | t4 | 30 | 20 | 15 | 10 | 10 | 5 | 5 |
| HIOE# Data Setup (Min.) | t5 | 50 | 35 | 20 | 20 | 20 | 15 | 10 |
| HIOE# Data Hold (Min.) | t6 | 5 | 5 | 5 | 5 | 5 | 5 | 5 |
| HIOE# Data Tristate (Max.) | t6Z | 30 | 30 | 30 | 30 | 30 | 20 | 20 |
| Address Valid to IOCS16# Assertion (Max.) | t7 | 90 | 50 | 40 | n/a | n/a | n/a | n/a |
| Address Valid to IOCS16# released (Max.) | t8 | 60 | 45 | 30 | n/a | n/a | n/a | n/a |
| HIOE# / HIOW# to Address Valid Hold | t9 | 20 | 15 | 10 | 10 | 10 | 10 | 10 |
| Read Data Valid to IORDY Active (Min.), if IORDY initially low after tA | tRD | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IORDY Setup Time | tA | 35 | 35 | 35 | 35 | 35 | Na | Na |
| IORDY Pulse Width (Max.) | tB | 1250 | 1250 | 1250 | 1250 | 1250 | Na | Na |
| IORDY Assertion to Release (Max.) | tC | 5 | 5 | 5 | 5 | 5 | Na | Na |

*All timing intervals are measured in nanoseconds. The maximum load on IOCS16# is 1 LSTTL with a 50 pF (40 pF below 120 nsec cycle time) total load. All time intervals are in nanoseconds. Although minimum time from IORDY high to HIOE# high is 0 nsec, the minimum HIOE# width is still met.

Where t0 denotes the minimum total cycle time; t2 represents the minimum command active time; t2i is the minimum command recovery time or command inactive time. Actual cycle time equals to the sum of actual command active time and actual command inactive time. The three timing requirements for t0, t2, and t2i are met. The minimum total cycle time requirement is greater than the sum of t2 and t2i, implying that a host implementation can extend either or both t2 or t2i to ensure that t0 is equal to or greater than the value reported in the device identity data. A CompactFlash card implementation supports any legal host implementation.

The delay originates from HIOW# or HIOE# activation until the state of IORDY is first sampled. If IORDY is inactive, the host waits until IORDY is active before the PIO cycle is completed. When the CompactFlash Card is not driving IORDY, which is negated at tA after HIOE# or HIOW# activation, then t5 is met and tRD is inapplicable. When the CompactFlash Card is driving IORDY, which is negated at the time tA after HIOE# or HIOW# activation, then tRD is met and t5 is inapplicable.

Both t7 and t8 apply to modes 0, 1, and 2 only. For other modes, the signal is invalid. IORDY is not supported in this mode.



Device address comprises CE1#, CE2#, and HA[2:0]

Data comprises HD[15:0] (16-bit) or HD[7:0] (8-bit)

IOCS16# is shown for PIO modes 0, 1, and 2. For other modes, the signal is ignored.


The negation of IORDY by the device is used to lengthen the PIO cycle. Whether the cycle is to be extended is determined by the host after t_A from the assertion of HIOE# or HIOW#. The assertion and negation of IORDY is described in the following cases. First, the device never negates IORDY, so no wait is generated. Secondly, device drives IORDY low before t_A . Thus, wait is generated. The cycle is completed after IORDY is re-asserted. For cycles in which a wait is generated and HIOE# is asserted, the device places read data on D15-D00 for t_{RD} before IORDY is asserted.

● **Flash Interface AC Characteristics**


| Parameter | Symbol | Timing | | Unit |
|-------------------|--------|--------------------------|-------------------------|------|
| | | Disable Flash CMD Extend | Enable Flash CMD Extend | |
| CLE Setup time | tCLS | 2 | 4 | tCK |
| CLE hold time | tCLH | 1 | 2 | tCK |
| ALE setup time | tALS | 2 | 4 | tCK |
| ALE hold time | tALH | 1 | 2 | tCK |
| WE pulse width | tWP | 1 | 2 | tCK |
| Data setup time | tDS | 1 | 3 | tCK |
| Data hold time | tDH | 1 | 1 | tCK |
| Write cycle time | tWC | 2 | 4 | tCK |
| WE high hold time | tWH | 1 | 2 | tCK |
| WE Low hold time | tWP | 1 | 2 | tCK |

| Parameter | Symbol | Timing | Unit |
|-------------------|--------|--------|------|
| WE Pulse Width | tWP | 0.5 | tCK |
| Data setup time | tDS | 0.75 | tCK |
| Data hold time | tDH | 0.25 | tCK |
| Write cycle time | tWC | 1 | tCK |
| WE high hold time | tWH | 0.5 | tCK |
| WE pulse width | tWP | 0.5 | tCK |
| Read cycle time | tRC | 1 | tCK |
| RE Pulse Width | tRP | 0.5 | tCK |
| RE High Hold Time | tREH | 0.5 | tCK |


- **Command Latch Cycle**



- **Address Latch Cycle**



- Input Data Latch Cycle



7. Physical Characteristics

7.1 Dimensions

7.1.1 Without Write Protect Switch




Figure 7-1 Physical Dimensions

Unit: mm

7.1.2 With Write Protect Switch





Figure 7-2 Physical Dimensions

Unit: mm

8. Product Ordering Information

8.1 Product Code Designations



8.2 Valid Combinations

A. Standard CF - Standard Temperature

8.2.1 Non-Removable

| Capacity | Part Number |
|----------|-------------------|
| 8GB | AP-CF008GLBNS-NRG |
| 16GB | AP-CF016GLBNS-NRG |
| 32GB | AP-CF032GLBNS-NRG |
| 64GB | AP-CF064GLBNS-NRG |

8.2.2 Removable

| Capacity | Part Number |
|----------|-------------------|
| 8GB | AP-CF008GLBNS-RMG |
| 16GB | AP-CF016GLBNS-RMG |
| 32GB | AP-CF032GLBNS-RMG |
| 64GB | AP-CF064GLBNS-RMG |

8.2.3 Non-DMA + Non-Removable

| Capacity | Part Number |
|----------|---------------------|
| 8GB | AP-CF008GLBNS-NDNRG |
| 16GB | AP-CF016GLBNS-NDNRG |
| 32GB | AP-CF032GLBNS-NDNRG |
| 64GB | AP-CF064GLBNS-NDNRG |

8.2.4 Non-DMA + Removable

| Capacity | Part Number |
|----------|---------------------|
| 8GB | AP-CF008GLBNS-NDRMG |
| 16GB | AP-CF016GLBNS-NDRMG |
| 32GB | AP-CF032GLBNS-NDRMG |
| 64GB | AP-CF064GLBNS-NDRMG |

B. Standard CF – Extended Temperature

8.2.5 Non-Removable

| Capacity | Part Number |
|----------|---------------------|
| 8GB | AP-CF008GLBNS-ETNRG |
| 16GB | AP-CF016GLBNS-ETNRG |
| 32GB | AP-CF032GLBNS-ETNRG |
| 64GB | AP-CF064GLBNS-ETNRG |

8.2.6 Removable

| Capacity | Part Number |
|----------|---------------------|
| 8GB | AP-CF008GLBNS-ETRMG |
| 16GB | AP-CF016GLBNS-ETRMG |
| 32GB | AP-CF032GLBNS-ETRMG |
| 64GB | AP-CF064GLBNS-ETRMG |

8.2.7 Non-DMA + Non-Removable

| Capacity | Part Number |
|----------|-----------------------|
| 8GB | AP-CF008GLBNS-ETNDNRG |
| 16GB | AP-CF016GLBNS-ETNDNRG |
| 32GB | AP-CF032GLBNS-ETNDNRG |
| 64GB | AP-CF064GLBNS-ETNDNRG |

8.2.8 Non-DMA + Removable

| Capacity | Part Number |
|----------|------------------------|
| 8GB | AP-CF008GLBNS-ETNDRMG |
| 16GB | AP-CF016GLBNS-ETNDRMG |
| 32GB | AP-CF032GLBNS-ETNDRMG |
| 64GB | AP-CF0642GLBNS-ETNDRMG |

C. VA CF – Standard Temperature

8.2.9 Non-Removable

| Capacity | Part Number |
|----------|-------------------|
| 8GB | AP-CF008GJBNS-NRG |
| 16GB | AP-CF016GJBNS-NRG |
| 32GB | AP-CF032GJBNS-NRG |
| 64GB | AP-CF064GJBNS-NRG |

8.2.10 Removable

| Capacity | Part Number |
|----------|-------------------|
| 8GB | AP-CF008GJBNS-RMG |
| 16GB | AP-CF016GJBNS-RMG |
| 32GB | AP-CF032GJBNS-RMG |
| 64GB | AP-CF064GJBNS-RMG |

8.2.11 Non-DMA + Non-Removable

| Capacity | Part Number |
|----------|---------------------|
| 8GB | AP-CF008GJBNS-NDNRG |
| 16GB | AP-CF016GJBNS-NDNRG |
| 32GB | AP-CF032GJBNS-NDNRG |
| 64GB | AP-CF064GJBNS-NDNRG |

8.2.12 Non-DMA + Removable

| Capacity | Part Number |
|----------|---------------------|
| 8GB | AP-CF008GJBNS-NDRMG |
| 16GB | AP-CF016GJBNS-NDRMG |
| 32GB | AP-CF032GJBNS-NDRMG |
| 64GB | AP-CF064GJBNS-NDRMG |

D. VA CF – Extended Temperature

8.2.13 Non-Removable

| Capacity | Part Number |
|----------|---------------------|
| 8GB | AP-CF008GJBNS-ETNRG |
| 16GB | AP-CF016GJBNS-ETNRG |
| 32GB | AP-CF032GJBNS-ETNRG |
| 64GB | AP-CF064GJBNS-ETNRG |

8.2.14 Removable

| Capacity | Part Number |
|----------|---------------------|
| 8GB | AP-CF008GJBNS-ETRMG |
| 16GB | AP-CF016GJBNS-ETRMG |
| 32GB | AP-CF032GJBNS-ETRMG |
| 64GB | AP-CF064GJBNS-ETRMG |

8.2.15 Non-DMA + Non-Removable

| Capacity | Part Number |
|----------|-----------------------|
| 8GB | AP-CF008GJBNS-ETNDNRG |
| 16GB | AP-CF016GJBNS-ETNDNRG |
| 32GB | AP-CF032GJBNS-ETNDNRG |
| 64GB | AP-CF064GJBNS-ETNDNRG |

8.2.16 Non-DMA + Removable

| Capacity | Part Number |
|----------|-----------------------|
| 8GB | AP-CF008GJBNS-ETNDRMG |
| 16GB | AP-CF016GJBNS-ETNDRMG |
| 32GB | AP-CF032GJBNS-ETNDRMG |
| 64GB | AP-CF064GJBNS-ETNDRMG |

Note: Valid combinations are those products in mass production or will be in mass production. Consult your Apacer sales representative to confirm availability of valid combinations and to determine availability of new combinations.

Revision History

| Revision | Description | Date |
|----------|---|-----------|
| 1.0 | Official release | 5/4/2017 |
| 1.1 | - Added MTBF on Features page - Changed the description of 1.99×10^6 hours to 1,000,000 hours at 4.4 Mean Time Between Failures (MTBF) | 7/21/2017 |
| 1.2 | - Added product photos to cover page - Added Power Failure Management to Flash Management on Features page - Added 1.1.5 Power Failure Management | 9/22/2017 |
| 1.3 | - Changed "Features" to "Specifications Overview" - Updated 4.3 Environmental Specifications | 5/24/2018 |

Global Presence

Taiwan (Headquarters)

Apacer Technology Inc.

1F., No.32, Zhongcheng Rd., Tucheng Dist.,
New Taipei City 236, Taiwan R.O.C.
Tel: 886-2-2267-8000
Fax: 886-2-2267-2261
amtsales@apacer.com

U.S.A.

Apacer Memory America, Inc.

46732 Lakeview Blvd., Fremont, CA 94538
Tel: 1-408-518-8699
Fax: 1-510-249-9551
sa@apacerus.com

Japan

Apacer Technology Corp.

6F, Daiyontamachi Bldg., 2-17-12, Shibaura, Minato-Ku,
Tokyo, 108-0023, Japan
Tel: 81-3-5419-2668
Fax: 81-3-5419-0018
jpservices@apacer.com

Europe

Apacer Technology B.V.

Science Park Eindhoven 5051 5692 EB Son,
The Netherlands
Tel: 31-40-267-0000
Fax: 31-40-290-0686
sales@apacer.nl

China

Apacer Electronic (Shanghai) Co., Ltd

Room D, 22/FL, No.2, Lane 600, JieyunPlaza,
Tianshan RD, Shanghai, 200051, China
Tel: 86-21-6228-9939
Fax: 86-21-6228-9936
sales@apacer.com.cn

India

Apacer Technologies Pvt Ltd,

Unit No.201, "Brigade Corner", 7th Block
Jayanagar,
Yediyur Circle, Bangalore – 560082, India
Tel: 91-80-4152-9061
Fax: 91-80-4170-0215
sales_india@apacer.com